Welcome![Sign In][Sign Up]
Location:
Search - verilog testbench

Search list

[VHDL-FPGA-Verilogcounter

Description: VHDL计数器的TestBench,适合初学者-VHDL counter TestBench, suitable for beginners
Platform: | Size: 1024 | Author: hbsun | Hits:

[VHDL-FPGA-VerilogI2C_HDL

Description: I2C bus HDL source and testbench
Platform: | Size: 701440 | Author: liuKe | Hits:

[Other Embeded programor1200

Description: or1200的内核以及一些参考文献,是Verilog的RTL级描述。-or1200 core as well as some references, is the RTL-level Verilog description.
Platform: | Size: 2004992 | Author: | Hits:

[OtherArtofWritingTestBenches

Description: Art of Writing TestBenches:极经典的testbench书写入门书籍,能够让初学者在短时间内掌握testbench的书写步骤,对testbench有一个初步的认识,这是一个verilog方面的,没找到verilog就选了开发环境为vhdl-Art of Writing TestBenches: very classic entry Testbench writing books, that allows beginners to master in a short time Testbench writing steps Testbench have a preliminary understanding, this is a Verilog area, could not find Verilog development environment on selected for VHDL
Platform: | Size: 97280 | Author: 侯浩 | Hits:

[VHDL-FPGA-VerilogDCT

Description: altera fpga verilog 设计的基于查找表的DCT程序及zigzag扫描程序,已经过matlab 和modelsim 验证,文件中包含TESTBENCH ,直接可用-altera fpga verilog design table DCT-based search procedures and zigzag scanning procedures, and ModelSim matlab has been verified, the document contains TESTBENCH, directly available
Platform: | Size: 15400960 | Author: alison | Hits:

[VHDL-FPGA-Verilogrom

Description: 我用VHDL写的正弦,用FPGA内部ROM,有仿真testbench,在quartus里可以运行。在板子里已经验证-I used to write VHDL sinusoidal, using FPGA internal ROM, has simulation testbench, you can run in Quartus. Yard has already been verified in the plates
Platform: | Size: 651264 | Author: jimmy | Hits:

[VHDL-FPGA-VerilogPWM

Description: 脉冲宽度调制,VHDL代码编写,包括QUARTUSII和MODELSIM工程以及testbench-Pulse width modulation, VHDL coding, including QUARTUSII and ModelSim engineering and Testbench
Platform: | Size: 348160 | Author: horse | Hits:

[VHDL-FPGA-VerilogSPI_FireWall

Description: verilog spi file with testbench
Platform: | Size: 2934784 | Author: xgh | Hits:

[VHDL-FPGA-VerilogVCchuankou

Description: verilog ADPLL file with testbench
Platform: | Size: 206848 | Author: xgh | Hits:

[VHDL-FPGA-Verilogsha-1

Description: 本算法基于leon2协处理器接口标准,内含testbench,在modelsim中仿真通过,在ise9.2中综合及后仿真通过。-The algorithm is based on the leon2 co-processor interface standard, including testbench, ModelSim simulation in the adoption, in ise9.2 integrated and adopted after the simulation.
Platform: | Size: 15360 | Author: ninghuiming | Hits:

[ARM-PowerPC-ColdFire-MIPSrisc

Description: 嵌入式risc处理器源码,包含设计文档,原理图,testbench,及外围接口,使用verilog实现。-Source embedded RISC processors, including design documents, schematics, testbench, and peripheral interfaces, the use of Verilog to achieve.
Platform: | Size: 129024 | Author: 李林 | Hits:

[VHDL-FPGA-Verilogadder4

Description: 是用verilog写得加法器以及计数器里面有测试文件(testbench),对于初学者来说这个可以用来参考下-Is written in Verilog adder and counter inside a test file (testbench), for beginners this can be used to reference the next
Platform: | Size: 1024 | Author: olive | Hits:

[VHDL-FPGA-Verilogcustom_cordic

Description: verilog编程开发的cordic例程,计算SIN,COS功能与计算幅值角度功能可设定,运算宽度可设定,并有完善的TESTBENCH。-Verilog programming developed CORDIC routines to calculate SIN, COS function and calculating the amplitude of the perspective of function can be set, computing the width can be set, and perfect TESTBENCH.
Platform: | Size: 119808 | Author: yangyu | Hits:

[SCM8051_IP_Verilog

Description: 8051单片机源码verilog版本 包括rtl, testbench, synthesis -Verilog source code version of 8051, including rtl, testbench, synthesis
Platform: | Size: 508928 | Author: carol | Hits:

[Embeded-SCM Developi2c_core

Description: I2C core 及testbench(verilog)-I2C core and testbench [verilog]
Platform: | Size: 20480 | Author: xiaoheng | Hits:

[VHDL-FPGA-Verilogrs-codec-8-16

Description: RS[255,223]纠错码verilog源码,包含编码和解码模块,以及testbench等。-Verilog source code for RS[255,223] encoder and decoder, with testbench included.
Platform: | Size: 27648 | Author: 饶进平 | Hits:

[VHDL-FPGA-Verilogbin2bcd

Description: Binary to BCD converter
Platform: | Size: 1024 | Author: Natacho | Hits:

[VHDL-FPGA-Verilogregister

Description: it is source code of 32 bit register and testbench for tht register written in verilog.
Platform: | Size: 13312 | Author: bhaskar | Hits:

[VHDL-FPGA-Verilogrom_table

Description: rom vector table vhdl and Testbench
Platform: | Size: 172032 | Author: KoBin | Hits:

[Embeded-SCM DevelopFPGA-PCI

Description: 基于FPGA的PCI接口源代码及Testbench Verilog程序代码-fpag pci
Platform: | Size: 467968 | Author: lang | Hits:
« 1 2 3 4 56 7 8 9 10 ... 18 »

CodeBus www.codebus.net